Amendments to the Specification:

Please replace the paragraph on page 13, starting at line 8, with the following amended paragraph:

The power module PA-MDL comprises the power amplifier 200, a voltage control circuit for generating a drive voltage (Vdd) of the above-mentioned power amplifier 200, the output detecting means 201, and the like. The power amplifier 200 is configured with a FET or the like. The drive voltage (Vdd) corresponding to a control voltage VAPC supplied from the amplitude loop of the above-mentioned high frequency IC 100, by the voltage control circuit provided in the power module PA-MDL, is generated and applied to a drain terminal or a source terminal of this FET. Further, an appreciate appropriate bias voltage VBIAS generated in a bias circuit (not shown) is applied to a gate terminal of the power FET (200). The output detecting means 201 is configured by signal branching means comprising a coupler formed on a module substrate, or a capacitor for branching and propagating only an alternating component of an output, or the like.

Please replace the paragraph bridging pages 13 and 14, starting at line 25, with the following amended paragraph:

The high frequency IC 100 is configured by a phase frequency divider 110 for generating signals whose phases are shifted 90 degrees with respect to each other, from an oscillation signal ϕ IF of an intermediate frequency generated in an oscillator IF-VCO; a quadrature modulator 120 for mixing an I and Q signals supplied from the base band LSI 300 and the signals frequency-divided signals in the phase frequency divider 110 to perform a quadrature modulation; a phase detector 240 for detecting the phase difference between a feedback signal from the above-mentioned

feedback path and an output signal (modulated signal) of the quadrature modulator 120; an attenuator 202 for attenuating a detection signal of the output detecting means 201 for detecting an output level of the power amplifier 200; a mixer 203 for mixing and frequency-converting (dewnconvertingdown-converting) an attenuated signal and an oscillation signal ϕ RF from a high frequency oscillator 204; a filter 205 for suppressing undesired harmonics in the output of the above-mentioned mixer 203; an automatic gain controlled amplifier (AGC) 206 for amplifying a signal passed through the filter 205; a filter 207 for suppressing undesired harmonics in the output of the automatic gain controlled amplifier 206; an amplitude detector 230 for detecting the amplitude difference between an output signal of the filter 207 and a reference signal from the quadrature modulator 120; a first low pass filter 213 for converting an output current of the amplitude detector 230 to a voltage; an automatic gain controlled amplifier 214 for amplifying an output voltage of the low pass filter 213; a current-output type buffer 215 connected to the automatic gain controlled amplifier 214; a second low pass filter 216 for converting an output current of the current-output type buffer 215 to a voltage; and a buffer 217 for generating and supplying the output voltage VAPC relative to the power amplifier 200 according to the output of the second low pass filter 216.

Please replace the paragraph on page 37, starting at line 11, with the following amended paragraph:

In order to reduce the number of oscillators, the oscillator 512 is in common used for the transmitting system and the receiving system. At GSM900, the oscillator 512 oscillates within the <u>ragerange</u> of 3840 MHz to 3980 MHz, and the

843.44318X00 / 310200227US01 Page 4

YAMAWAKI, et al., 10/509,753 07 December 2006 Amendment Responsive to 07 June 2006 Office Action

output of the frequency divider 510 is in 1920 MHz to 1990 MHz, and the output of the frequency divider 509 is in 960 MHz to 995 MHz, and both outputs are used as the local signals of the mixer 203. At DCS1800, the oscillator 512 oscillates in the range of 3580 MHz to 3730 MHz, the output of the frequency divider 510 is within 1790 MHz to 1865 MHz, and the output is used as the local signal of the mixer 203. The change as to which one of the output signal of the frequency divider 509 and the output signal of the frequency divider 510 is used as the input signal of the mixer 203 is performed by switching means 508 which is controlled by the control signal from the base band circuit.